

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: FUKUI, et al.

Serial No.: Not yet assigned

Filed: October 2, 2003

For: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

INFORMATION DISCLOSURE STATEMENT
UNDER 37 CFR 1.97 & 1.98

Mail Stop DD
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

October 2, 2003

Sir:

In the matter of the above-identified application, applicants are submitting herewith a copy of the documents listed in the attached form equivalent to Form PTO-1449 for the Examiner's consideration.

This information disclosure statement is being submitted with the new application.


Although some of the documents listed on the attached form equivalent to Form PTO-1449 are not in the English language, the requirement of 37 CFR 1.98(a)(3) for a concise explanation of the relevance is satisfied by an English language version of a patent family member; English language abstract or the discussion of the documents in the specification.

It is respectfully requested that this information disclosure statement be considered by the Examiner.

Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees, to the deposit account of Antonelli, Terry, Stout & Kraus Deposit Account No. 01-2135 (Case: 501.43170X00), and please credit any excess fees to such deposit account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS LLP



Gregory E. Montone
Registration No. 28,141

Form PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DKT. NO. 501.43170X00	SERIAL NO.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)		APPLICANT FUKUI, et al.	
		FILING DATE October 2, 2003	GROUP

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date
AA	6,236,194	05/22/2001	MANABE, et al.	323	274	08/04/2000
AB	5,410,507	04/25/1995	TAZUNOKI, et al.	365	189.09	04/25/1995
AC	2002/0003449 A1	01/10/2002	KATO	327	540	01/08/2001
AD	5,862,096	01/19/1999	YASUDA, et al.	365	229	01/19/1999
AE	2003/0034823 A1	02/20/2003	HIRAKI, et al.	327	334	02/20/2003
AF						
AG						
AH						
AI						
AJ						
AK						
AL						

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Abstract	
						Yes	No
AM	2001-117650	04/27/2001	JP	G05F	1/56		X
AN	10-74394	03/17/1998	JP	G11C	11/413	X	
AO	2001-222331	08/17/2001	JP	G05F	1/56	X	
AP	5-198165	08/06/1993	JP	G11C	11/401		X
AQ	2002-26260	01/25/2002	JP	H01L	27/04		X
*AR	10-189877	07/21/1998	JP	H01L	27/04		X
AS	2001-211640	08/03/2001	JP	H02M	3/155		X
AT							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

AU	HORIGUCHI, et al., "A Tunable CMOS-DRAM Voltage Limiter with Stabilized Feedback Amplifier", IEEE Journal of Solid-State Circuits, Vol. 25, October 1990, Pgs. 1129-1135
AV	
AW	
AX	
AY	
AZ	
Examiner	
Date Considered	

PTO DID NOT RECEIVE ITEMS MARKED WITH 10-189877